Greek
English
DT5742
Κωδικός προϊόντος: DT5742
Κατασκευαστής: Caen Διαθέσιμο
16+1 Channel, 12 bit, 5GS/s, Switched Capacitor Digitizer:
-
- -12 bit @ 5 GS/s, Desktop module
- -Switched Capacitor technology based on the DRS4 chip (designed at Paul Scherrer Institute)
- 1024 capacitor cells per channel (acquisition window of ~ 200 ns @ 5 GS/s)
-
- -5 GS/s, 2.5 GS/s, 1 GS/s, 750 MS/s software selectable sampling frequencies
- -16 analog input channels on MCX coaxial connectors
- -1 additional analog input (TR0):
- fast (low latency) trigger
- digitizable for high resolution timing (up to 50 ps)
-
- -1 Vpp input dynamic range (2 Vpp on request) with programmable DC offset adjustment
- -Dead-time due to conversion: 110 µs (analog inputs only), 181 µs (TR0 input)
- -Trigger modes:
- External on TRG-IN connector; common to all groups
- Fast (Low Latency) on TR0 connector; common to all groups
- Self-trigger, combinations of channels over-threshold in logic OR; common to all groups
-
- -Memory buffer options: 128 events/ch; 1024 events/ch
- -USB and Optical Link communication interfaces
- -Demo software tools, C and LabVIEW libraries
Στείλτε μια ερώτηση για το προϊόν
Διαθέσιμο
16+1 Channel, 12 bit, 5GS/s, Switched Capacitor Digitizer:
- -12 bit @ 5 GS/s, Desktop module
- -Switched Capacitor technology based on the DRS4 chip (designed at Paul Scherrer Institute)
- 1024 capacitor cells per channel (acquisition window of ~ 200 ns @ 5 GS/s)
- -5 GS/s, 2.5 GS/s, 1 GS/s, 750 MS/s software selectable sampling frequencies
- -16 analog input channels on MCX coaxial connectors
- -1 additional analog input (TR0):
- fast (low latency) trigger
- digitizable for high resolution timing (up to 50 ps)
- -1 Vpp input dynamic range (2 Vpp on request) with programmable DC offset adjustment
- -Dead-time due to conversion: 110 µs (analog inputs only), 181 µs (TR0 input)
- -Trigger modes:
- External on TRG-IN connector; common to all groups
- Fast (Low Latency) on TR0 connector; common to all groups
- Self-trigger, combinations of channels over-threshold in logic OR; common to all groups
- -Memory buffer options: 128 events/ch; 1024 events/ch
- -USB and Optical Link communication interfaces
- -Demo software tools, C and LabVIEW libraries
